Abstract
- Since Instruction Stages are independent of each other on a hardware-level, this allows CPU to start the next Instruction without the need for the current Instruction to complete
Caution
Certain combinations of Instruction back to back can create Read-After-Write(RAW) Hazard.