Abstract
- It specifies how different parts of an instruction are organised within a binary code word
Fixed-length Instruction
- Simplifies Pipeline & Instruction-Level Parallelism
Variable-length Instruction
- More flexible but more complicated Pipeline & Instruction-Level Parallelism
- Requires multi-step Fetch and Decode
Opcode
- Configuration for the Control Unit’s Control Signals to specify the desired operation to be carried out
Example
In MIPS, it is 6-bits, so total different arrangements.
Expanding Opcode
- The Opcode has variable lengths for different Instruction. This is a good way to maximise instruction bits
Example
/assets/expanding_opcode.png)
Instruction Operand
- Can be Register Address, Memory Address or Immediate Value